Difference between revisions of "Voodoo5"

From 3dfxBIOS
Jump to: navigation, search
m
m
Line 7: Line 7:
  
 
==== SDR-SGRAM ====
 
==== SDR-SGRAM ====
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/11/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_0.26.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/12/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_0.26A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26B
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/13/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_0.26B.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.28
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/28/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_0.28.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.01
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/12/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_1.01.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|05/03/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_1.03.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/01/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_1.06_060100.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/15/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_1.06_061500.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.15
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/15/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_AGP_SG_1.15.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
  
 
=== PCI ===
 
=== PCI ===
  
 
==== SDR-SGRAM ====
 
==== SDR-SGRAM ====
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.25
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|12/20/1999
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_0.25.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/11/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_0.26.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/12/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_0.26A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26B
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/13/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_0.26B.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.28
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/28/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_0.28.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.00A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|03/10/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.00A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.00B
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|03/11/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.00B.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.01
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/12/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.01.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|05/03/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.03.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/01/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.06_060100.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/15/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5000_PCI_SG_1.06_061500.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
  
 
== Voodoo5 5500 ==
 
== Voodoo5 5500 ==
Line 18: Line 388:
 
==== SDR-SDRAM ====
 
==== SDR-SDRAM ====
  
−
===== 1.18B3 =====
+
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.25
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|12/20/1999
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_0.25.zip]]
 +
|}
  
−
{|class="wikitable" style="text-align:center"
+
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26
 
!Attribute
 
!Attribute
 
!Value
 
!Value
 
|-
 
|-
 
|Date
 
|Date
 +
|01/11/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 
|
 
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_0.26.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/12/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_0.26A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26B
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/13/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_0.26B.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.28
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/28/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_0.28.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.01
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/12/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.01.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.01A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|03/23/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.01A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|05/03/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.03.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03E
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/17/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.03E.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03H
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/28/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.03H.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.05
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/07/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.05.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/01/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.06_060100.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/15/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.06_061500.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.12
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|07/21/2000
 +
|-
 +
|Clock
 +
|183 / 183 MHz
 +
|-
 +
|Notes
 +
|Overclocked
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.12_183MHZ.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.12
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|07/21/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|AGP 4X
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.12_AGP4X.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.15
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/15/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.15.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.16
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/28/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.16.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|09/14/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.18.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18B03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|05/23/2004
 
|-
 
|-
 
|Clock
 
|Clock
Line 37: Line 736:
 
|-
 
|-
 
|Download
 
|Download
−
|[[File:zip.png|50px|link=File:]]
+
|[[File:zip.png|50px|link=File:V5_5500_AGP_SD_1.18B03.zip]]
 
|}
 
|}
 +
 +
<div style="clear:both"></div>
  
 
=== PCI ===
 
=== PCI ===
  
 
==== SDR-SDRAM ====
 
==== SDR-SDRAM ====
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.00
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|03/22/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.00.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.08
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/09/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.08.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.11
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/30/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.11.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.11
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/30/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|DVI
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.11_DVI.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.15
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/15/2000
 +
|-
 +
|Clock
 +
|unknown
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.15.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.16
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/28/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.16.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/25/2002
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|DVI
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.18_DVI.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18B03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|09/12/2005
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|Modified by Rainbow with built-in Editor for clocks and timings.<br>
 +
[[File:rdfx_logo.gif]]<br>
 +
<br>
 +
[[File:rdfx_setup.gif]]
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.18B03.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18B03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|09/12/2005
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|DVI
 +
Modified by Rainbow with built-in Editor for clocks and timings.<br>
 +
[[File:rdfx_logo.gif]]<br>
 +
<br>
 +
[[File:rdfx_setup.gif]]
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.18B03_DVI.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18B04
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|12/21/2011
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|DVI
 +
Modified by Rainbow with built-in Editor for clocks and timings.<br>
 +
[[File:rdfx_logo.gif]]<br>
 +
<br>
 +
[[File:rdfx_setup.gif]]
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_5500_PCI_SD_1.18B04_DVI.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
  
 
== Voodoo5 5800 ==
 
== Voodoo5 5800 ==
Line 53: Line 953:
  
 
==== SDR-SDRAM ====
 
==== SDR-SDRAM ====
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.25
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|12/01/1999
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.25.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/11/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.26.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26A
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/12/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.26A.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.26B
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/13/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.26B.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.27
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/15/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.27.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.28
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/21/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.28_012100.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.28
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|01/28/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.28_012800.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.29
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|02/03/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.29.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+0.32
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|02/08/2000
 +
|-
 +
|Clock
 +
|100 / 100 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_0.32.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.01
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|04/12/2000
 +
|-
 +
|Clock
 +
|143 / 143 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.01.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.03
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|05/03/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.03.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/01/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.06_060100.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.06
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/15/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.06_061500.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.11
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|06/30/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.11.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.16
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/18/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.16_081800.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.16
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|08/24/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.16_082400.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|09/26/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.18_092600.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|10/05/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.18_100500.zip]]
 +
|}
 +
 +
{|class="wikitable" style="text-align:center; float:left; margin-right:1em"
 +
|+1.18
 +
!Attribute
 +
!Value
 +
|-
 +
|Date
 +
|10/06/2000
 +
|-
 +
|Clock
 +
|166 / 166 MHz
 +
|-
 +
|Notes
 +
|
 +
|-
 +
|Download
 +
|[[File:zip.png|50px|link=File:V5_6000_AGP_SD_1.18_100600.zip]]
 +
|}
 +
 +
<div style="clear:both"></div>

Revision as of 20:35, 22 July 2015

General Information

Please keep in mind that's your own risk to flash a fully working card. I take no responsibility for any damage to hard- and/or software.

Voodoo5 5000

AGP

SDR-SGRAM

0.26
Attribute Value
Date 01/11/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26A
Attribute Value
Date 01/12/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26B
Attribute Value
Date 01/13/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.28
Attribute Value
Date 01/28/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
1.01
Attribute Value
Date 04/12/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.03
Attribute Value
Date 05/03/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/01/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/15/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.15
Attribute Value
Date 08/15/2000
Clock unknown
Notes
Download Zip.png

PCI

SDR-SGRAM

0.25
Attribute Value
Date 12/20/1999
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26
Attribute Value
Date 01/11/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26A
Attribute Value
Date 01/12/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26B
Attribute Value
Date 01/13/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.28
Attribute Value
Date 01/28/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
1.00A
Attribute Value
Date 03/10/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.00B
Attribute Value
Date 03/11/2000
Clock unknown
Notes
Download Zip.png
1.01
Attribute Value
Date 04/12/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.03
Attribute Value
Date 05/03/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/01/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/15/2000
Clock 166 / 166 MHz
Notes
Download Zip.png

Voodoo5 5500

AGP

SDR-SDRAM

0.25
Attribute Value
Date 12/20/1999
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26
Attribute Value
Date 01/11/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26A
Attribute Value
Date 01/12/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26B
Attribute Value
Date 01/13/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.28
Attribute Value
Date 01/28/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
1.01
Attribute Value
Date 04/12/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.01A
Attribute Value
Date 03/23/2000
Clock unknown
Notes
Download Zip.png
1.03
Attribute Value
Date 05/03/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.03E
Attribute Value
Date 04/17/2000
Clock unknown
Notes
Download Zip.png
1.03H
Attribute Value
Date 04/28/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.05
Attribute Value
Date 04/07/2000
Clock unknown
Notes
Download Zip.png
1.06
Attribute Value
Date 06/01/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/15/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.12
Attribute Value
Date 07/21/2000
Clock 183 / 183 MHz
Notes Overclocked
Download Zip.png
1.12
Attribute Value
Date 07/21/2000
Clock unknown
Notes AGP 4X
Download Zip.png
1.15
Attribute Value
Date 08/15/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.16
Attribute Value
Date 08/28/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18
Attribute Value
Date 09/14/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18B03
Attribute Value
Date 05/23/2004
Clock 166 / 166 MHz
Notes Modified by Rainbow with built-in Editor for clocks and timings.

Rdfx logo.gif

Rdfx setup.gif

Download Zip.png

PCI

SDR-SDRAM

1.00
Attribute Value
Date 03/22/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.08
Attribute Value
Date 06/09/2000
Clock unknown
Notes
Download Zip.png
1.11
Attribute Value
Date 06/30/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.11
Attribute Value
Date 06/30/2000
Clock unknown
Notes DVI
Download Zip.png
1.15
Attribute Value
Date 08/15/2000
Clock unknown
Notes
Download Zip.png
1.16
Attribute Value
Date 08/28/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18
Attribute Value
Date 06/25/2002
Clock 166 / 166 MHz
Notes DVI
Download Zip.png
1.18B03
Attribute Value
Date 09/12/2005
Clock 166 / 166 MHz
Notes Modified by Rainbow with built-in Editor for clocks and timings.

Rdfx logo.gif

Rdfx setup.gif

Download Zip.png
1.18B03
Attribute Value
Date 09/12/2005
Clock 166 / 166 MHz
Notes DVI

Modified by Rainbow with built-in Editor for clocks and timings.
Rdfx logo.gif

Rdfx setup.gif

Download Zip.png
1.18B04
Attribute Value
Date 12/21/2011
Clock 166 / 166 MHz
Notes DVI

Modified by Rainbow with built-in Editor for clocks and timings.
Rdfx logo.gif

Rdfx setup.gif

Download Zip.png

Voodoo5 5800

No BIOS available

Voodoo5 6000

AGP

SDR-SDRAM

0.25
Attribute Value
Date 12/01/1999
Clock 100 / 100 MHz
Notes
Download Zip.png
0.26
Attribute Value
Date 01/11/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26A
Attribute Value
Date 01/12/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
0.26B
Attribute Value
Date 01/13/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.27
Attribute Value
Date 01/15/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.28
Attribute Value
Date 01/21/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.28
Attribute Value
Date 01/28/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.29
Attribute Value
Date 02/03/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
0.32
Attribute Value
Date 02/08/2000
Clock 100 / 100 MHz
Notes
Download Zip.png
1.01
Attribute Value
Date 04/12/2000
Clock 143 / 143 MHz
Notes
Download Zip.png
1.03
Attribute Value
Date 05/03/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/01/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.06
Attribute Value
Date 06/15/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.11
Attribute Value
Date 06/30/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.16
Attribute Value
Date 08/18/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.16
Attribute Value
Date 08/24/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18
Attribute Value
Date 09/26/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18
Attribute Value
Date 10/05/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
1.18
Attribute Value
Date 10/06/2000
Clock 166 / 166 MHz
Notes
Download Zip.png
Retrieved from "https://3dfxbios.cl-rahden.de/index.php?title=Voodoo5&oldid=333"